STM32L4 MCU series

Excellence in **ultra-low-power** with **performance**

Embedded Systems Conference 2015

STM32 L4

LONGEVITY 10 YEARS COMMITMENT

life.augmented

FUTURE ELECTRONICS

Agenda

Presentation

1:00-5:00

- System check for pre-installed tools
- STM32L4 Family Overview
- Hands On Session: Out-of-the-box demos
- STM32L4 Low Power details
- Hands On Lab#1: Getting Started with CubeMX and STM32L4
- STM32L4 Peripheral details
- Hands On Lab#2: printf() debugging via onboard ST-LINK
- Hands-On Lab#3: 3-axis MEMS Gyro communications
- Hands-On Lab#4: Autonomous peripherals: ADC/TIM/DMA app

Systems Check

- Please use this checklist to verify whether you have completed the steps to download and install all necessary components for this hands-on seminar.
  - I have a compatible laptop.
    - A Windows® Laptop (Windows 7 or Windows 8)
    - MacBook running Windows (Parallels, VM Fusion, etc)
    - Note: Administrator rights are needed for software and driver installation.
  - I have downloaded the Seminar Installer from the emailed Dropbox link and installed it (this would have installed latest Java, STM32CubeMX, STM32CubeL4 HAL, and extracted seminar files to C:\STM32CubeSeminar\)
  - I have installed the STM32 ST-LINK Utility by running its installer (this would also have installed the ST-LINK/V2 Windows device drivers).
  - I have downloaded and installed IAR EWARM v7.40
    - Important please make sure you activate the 30-day time-limited evaluation license (or you already have a full license). The size-limited evaluation license will not be suitable for the seminar classes.
  - The workshop exercises require a ‘Discovery kit with STM32L476VG MCU’ (32L476GDISCOVERY) See the Distributor Availability listed at the bottom of the linked page.

STM32 today – platform effect

Select your fit product inside a wide, compatible portfolio



Broadest 32-bit MCU product portfolio



Broad Range of Development Tools



STM32 Nucleo	Discovery kits	Evaluation boards	3rd parties
Flexible prototyping	Key feature prototyping	Full feature evaluation	From full evaluation to open hardware

www.st.com/stm32nucleo

www.st.com/stm32discovery

STM32 Nucleo expansion boards

Specialized functionality add-on

www.st.com/x-nucleo



life.augmented

NEW

STM32 Nucleo features



Flexible board power supply
Through USB or external source

Integrated ST-Link/V2.1
Mass storage device flash programming
Virtual COM port for communications

2 push buttons, 2 color LEDs

Arduino™ extension connectors
Easy access for add-ons

One STM32 MCU flavor with 64 pins

Morpho extension headers
direct access to all MCU I/Os

Comprehensive choice of IDEs







STM32CubeMX — Generate Code

Partners IDEs — Compile & Debug

STMStudio — Monitor

IAR SYSTEMS · atollic · iSYSTEM · EMPROG "Where Software Meets Hardware" · TASKING · KEIL LABS · SEGGER Embedded Studio

ARM KEIL Microcontroller Tools · CooCox · mbed · ac6 Assistance Conseil Systèmes

Free IDE

STM32Cube
Supporting all STM32 MCUs

- Generate your configuration code with the STM32Cube and you can focus on your added-value software !
  - 4 configuration wizards: pinout, clock, peripherals & middleware, power consumption
  - Portable Hardware Abstraction layer, from series to others
  - Middleware with RTOS, USB, TCP/IP, File System, Graphics , Touch sensing…



- Open-source TCP/IP stack (lwIP)
- USB Host and Device library from ST
- STemWin graphical stack library from ST and SEGGER
- Open-source FAT file system (FatFs)
- Open-source real-time OS (FreeRTOS)
- Dozens of examples

- Abstraction of STM32 MCU through portable APIs
- High coverage for most STM32 peripherals
- Production-ready using CodeSonar® static analysis tool
- Hundreds of examples
- Open-source BSD license

www.st.com/stm32cube

life.augmented
FUTURE ELECTRONICS

Comprehensive choice of STM32 free IDEs

System Workbench	CoIDE	MDK-ARM	
Microsoft	Microsoft	Microsoft	Microsoft
Q2'2015			
Q2'2015			
Free licenses for all STM32 microcontrollers	**Free licenses for STM32F0 & STM32L0**		**Free access to all STM32Nucleo users**

New **ST MCU Finder** Application

ANDROID APP ON Google play

Available on the App Store

Windows Store

- Quickly find the right ST MCU
- Easy access to technical materials
- Latest news from ST MCU world

www.st.com/stmcufinder

Birth of the STM32 L4

High-performance
ARM Cortex-M4 FPU, DSP

Advanced analog,
New digital peripheral set

Ultra-low-power

- STM32L4 is a perfect fit in terms of ultra-low power, performances, memory size, and peripherals at a cost effective price.
- Convergence between High performance and Ultra-low power series

life.augmented

Key messages of STM32 L4 series

1. **ULP leader and performance booster** ST has built a new architecture delivering best-in-class, ultra-low-power (ULP) figures thanks to its high flexibility. In addition the performance of the STM32L4 far exceeds the competition in the ultra-low-power world. It delivers 100 DMIPS based on its ARM Cortex-M4 core with FPU and ST ART Accelerator™ at 80 MHz.

2. **Innovation** Covering a large range of applications the STM32L4 features many architectural innovations and new smart embedded peripherals.

3. **Integration and safety** 1 MB of Flash and 128 KB of SRAM with safety and security features, smart and numerous peripherals, advanced and low power analog circuits in packages as small as 3.8 x 4.4 mm.

4. **Great Investment** This new STM32 member benefits from the pin-to-pin compatibility of the STM32 family and the STM32 Ecosystem.

EEMBC ULPBench

STM32L4 gets 150.2 EEMBC ULPMark-CP, proving excellence in ULP

ULMark-CP
Ultra-low-power

The higher, the better!

CoreMark
Performance



ULPBENCH™
An EEMBC Benchmark

COREMARK®
An EEMBC Benchmark

life.augmented

1 ULP leader and performance booster

FUTURE ELECTRONICS

Ultra-Low-Power and Flexibility

FlexPowerControl

STM32L4 is based on a new platform optimized to reduce power consumption and increase flexibility

Down to 30 nA for I/O wake-up
with additional Shutdown mode

External level shifter no longer needed
Separate V_{DD} supplies
(down to 1.08 V)

Down to 360 nA keeping 32 Kbytes of SRAM active
in Standby mode

Wake up MCU with any peripheral
(Communication I/Fs,
analog circuits, timers…)

I/O level kept in low power modes
Optimization of system consumption

RTC available for all power modes
(from Active down to V_{BAT})

4 nA V_{BAT} mode with charging capability
Automatic switch to maintain power for RTC and backup registers

USB capable with 32 kHz crystal oscillator
(Dedicated crystal oscillator is no longer needed for USB function)

Internal oscillator from 100 kHz to 48 MHz
(+/-0.25% int. clock accuracy over voltage/temperature with LSE)

Ultra-low-power modes

Best power consumption numbers with full flexibility



Tamper: 3 I/Os, RTC

Wake-up sources: reset pin, 5 I/Os, RTC

Wake-up sources: + BOR, IWDG

Wake-up sources: + all I/Os, PVD, LCD, COMPs, I²C, LPUART, LPTIM

Wake-up sources: + all I²C, UART

Wake-up sources: any interrupt or event

Note : * without RTC / with RTC

Efficient run and fast wake-up

Ready for Launch Control ?
From 0 to 48 MHz in less than 5 µs

- Thanks to our internal oscillator (MSI) used at start-up (programmable from 100 kHz to 48 MHz)
- PLL wake-up time < 15 µs (needed to reach f_{MAX})



Providing more performance

Do not compromise on performance with STM32L4



- **Up to 80** MHz/ **100 DMIPS** with ART Accelerator™
- **Up to 273** CoreMark Result
- ARM Cortex-M4 with DSP instructions and floating-point unit (FPU)
- Optimized DMA (14 channels)
- SPI up to 40 Mbit/s, USART 10 Mbit/s

High integration

High integration with high memory size in small packages

Parallel Interface
FSMC 8-/16-bit (TFT-LCD, SRAM, NOR, NAND)

Display
LCD driver 8 x 40

Timers
17 timers including:
2 x 16-bit advanced motor control timers
2 x ULP timers
7 x 16-bit-timers
2 x 32-bit timers

I/Os
Up to 114 I/Os
Touch-sensing controller

Cortex-M4
80 MHz
FPU
MPU
ETM

DMA

ART Accelerator™

Up to 1-Mbyte Flash with ECC Dual Bank

128-Kbyte RAM

Connectivity
USB OTG,
1x SD/SDIO/MMC, 3 x SPI, 3 x I²C, 1x CAN, 1 x Quad SPI,
5 x USART + 1 x ULP

Digital
AES (256-bit), TRNG, 2 x SAI, DFSDM (8 channels)

Analog
3 x 16-bit ADC, 2 x DAC, 2 x comparators, 2 x op amps
1 x temperature sensor

Package size down to 4.4 x 3.8 mm

Safety and security

Integrated safety and security features



STM32L4: continuity in STM32 portfolio

9 product series / 32 product lines
STM32L4 benefits from pin-to-pin compatibility across the family



number of lines

life.augmented

FUTURE ELECTRONICS

STM32L ULP offer

STM32L4 completes the ultra-low-power family

Cost-smart ULP Champion

Cortex-M0+ @ 32 MHz
Operating range:
1.65 to 3.6V
8/16-bit applications
Numerous pin counts

3 product lines,
Cost-effective,
Smaller packages
USB, LCD, Analog
16 to 192 Kbytes of Flash
Up to 20 Kbytes of SRAM

Broad Range Foundation

Cortex-M3 @ 32 MHz
Operating range:
1.65 to 3.6V
Wide choice of memory sizes

3 product lines,
USB, LCD, AES,
Rich Analog
True EEPROM,
Dual bank Flash (RWW)
32 to 512 Kbytes of Flash
Up to 80 Kbytes of SRAM

ULP with performance

Cortex-M4 w/ FPU @ 80 MHz
Operating range:
1.71 to 3.6V
Advanced Peripheral Performance

3 product lines,
ADC 5 Msps, PGA, Compar.,
DAC, op amp, USB OTG,
LCD, AES
256 Kbytes to 1 Mbyte of Flash
Up to 128 Kbytes of SRAM

STM32L, a complete offer

STM32L4 completes the ultra-low-power family

More performance



More memory and pin counts



More packages

STM32L4 series

Cortex®-M4 (DSP + FPU) – 80 MHz

- ART Accelerator™
- USART, SPI, I²C
- Quad SPI
- 16 and 32-bit timers
- SAI + audio PLL
- SWP
- 1x CAN
- 2x 12-bit DAC
- Temperature sensor
- Low voltage 1.71 to 3.6 V
- V_{BAT} Mode
- Unique ID
- Capacitive Touch sensing

Product line	Flash (KB)	RAM (KB)	Memory I/F	2 x Op amps	2 x Comp	8-ch / 4x Sigma Delta Interface	16- bit ADC (5 Msps)	USB2.0 OTG FS	Segment LCD Driver	AES 128/256-bit
STM32L471 Access	512 to 1024	128	SDIO FSMC	●	●	●	3			
STM32L475 USB OTG	256 to 1024	128	SDIO FSMC	●	●	●	3	●		
STM32L476 USB OTG & LCD	256 to 1024	128	SDIO FSMC	●	●	●	3	●	Up to 8x40	
STM32L486 USB OTG & LCD & AES	1024	128	SDIO FSMC	●	●	●	3	●	Up to 8x40	●

Legend: Available in Q4/2015

STM32L4 portfolio



Legend:

With 128/256-bit AES Hardware Encryption

Without 128/256-bit AES Hardware Encryption

Available in Q3/2015

STM32L4 ecosystem

HARDWARE TOOLS

(Available in Q3/2015)

STM32 Nucleo



Flexible prototyping

Discovery kit

Key feature prototyping

Evaluation board

Full feature evaluation

SOFTWARE TOOLS

(Available in Q3/2015)

STM32CubeMX featuring code generation and power consumption calculation





STM32L476 Discovery – HMI



Integrated ST-Link/V2-1 (for programming and debugging)

LCD 96 segments

Motion Mems (9-axis)

push buttons and joystick, 2 color LEDs

Quad SPI NOR Flash 16 MB

USB OTG connector

STM32L476 Discovery - Audio and connector

APC connector (for Apple connector)

MFX to auto-measure power consumption

Direct access to all MCU I/Os

Audio Codec and 3.5 mm connector

Microphone Mems



STM32L476 Discovery - back side



Flexible board power supply
CR2032 battery or USB

IDD current consumption

Mode	Description
Run	Run 24Mhz, voltage range 2, PLL off, RTC/LSE off, Flash ART on
Sleep	Sleep 24Mhz, voltage range 2, PLL off, RTC/LSE off, Flash ART on
Low-power run	Low Power Run 2Mhz, PLL off, RTC/LSE off, Flash ART on
Low-power sleep	Low Power Sleep 2Mhz, PLL off, RTC/LSE off, Flash ART on
Stop 2	RTC/LSE off, Flash ART off
Standby	RTC/LSE off, Flash ART off, RAM retention off
Shutdown	RTC/LSE off, Flash ART off

Audio demonstrations

- RECORD application
  - Uses MP34DT01 MEMS microphone (LED5 toggling during record)
  - 16-bit audio samples @ 48 kHz stored in N25Q128A13 QuadSPI Flas
  - LEFT key to exit

- PLAYER application
  - Uses CS43L22 audio DAC and 3.5mm jack output
  - Audio playback either from internal or QuadSPI Flash after a RECORD. Sub-menus :
    - “FLASH” : Audio playback of any WAV binary file loaded @ 0x08020000
    - “QSPI” : Audio playback from QuadSPI Flash (following RECORD application)
  - Options :
    - SEL key to pause/resume playback
    - UP/DOWN keys to control volume
    - Audio is played back in loops until LEFT key is pressed

Compass and sound meter demonstrations

- COMPASS application
  - Uses LSM303C eCompass MEMS device
    - 3D accelerometer and 3D magnetometer
  - Sub-Menu
    - “CALIB”: rotate board (360° on all axis's) after scrolling message invitation
    - “RUN”: displays angle in degrees
  - LEFT key to exit





- SOUND meter application
  - Uses MP34DT01 audio sensor to measure ambient r
  - Displays measurement value in dB on LCD screen
  - LEFT key to exit

Guitar tuner demonstration

- Select guitar string
  - “STR1”: “E” (low E, thickest string, closest to the ceiling)
  - “STR2”: “A
  - “STR3”: “D”
  - “STR4”: “G”
  - “STR5”: “B”
  - “STR6”: “e” (high E, thinnest string, closest to the floor)
- RIGHT/SEL to start recording
- Ouputs :
  - “ ++ “ when string needs to be strained
  - “ + “ when string needs to be slightly strained (close to correct tune)
  - “ OK “ when string correctly tuned
  - “ - “ when string needs to be slightly loosen (close to correct tune)
  - “ -- ” when string needs to be loosen
- LEFT key to exit



L476-Discovery Demonstration Source Code



The “IDD Measure” app uses the “MFX” onboard STM32L151 as a non-intrusive auto-ranging current measurement probe.

The target L4 will enter a low power state, the MFX will measure the current, wake the L4 up and report the measurement back over I2C.

The project is in the CubeL4 library, Discovery Demonstrations folder:

..\STM32Cube_FW_L4_V0.4.0\Projects\STM32L476G-Discovery\Demonstrations\EWARM
OR
C:\Users\xxxx\STM32Cube\Repository\STM32Cube_FW_L4_V0.4.0\Projects\STM32L476G-Discovery\Demonstrations\EWARM

Open the IAR **Project.eww** workspace.

- Build/Program the L4 Discovery Board. Exit the debugger.
- RESET and run the Demo.
- Scroll to the Idd Measure app.
- Select different low power modes, wait for wakeup, and note the current consumption.

STM32L151 Multi-Function Expander “MFX”

References

- Refer to www.st.com/stm32l4-discovery
  - Ordering information
  - Getting Started Manual, User's Manual and Application notes
  - Board Schematics
  - Application development environments support
  - Demonstration firmware sources

- Video available on YouTube and st.com
  - "Getting started with STM32L476 discovery kit for ultra-low-power & performance applications"

Hands-On Lab #1:
LED Blinky in Five Easy Steps!

life.augmented

Run STM32CubeMX





Step 1: Create New Project

- Create **New Project**
- Select **STM32L476VGT6**
  - **LQFP100, 1024KB Flash**
- Click **“OK”**





life.augmented

Step 2: Pin Configuration

- In this example we are going to use the LED's present on the STM32L476 Discovery board.
- Left-click PB2 & PE8 and set to **GPIO_Output** mode





Step 3: Generate Source Code

- Open Project > **Settings** (Alt + P)



- Set the project name (Lab1) and the project location **(C:\STM32L4Seminar\Labs)**
- Set the IDE Toolchain to **EWARM**
- Click **OK**





- **Generate Code** (Ctrl + Shift + G)
- Click **Open Project**



life.augmented

Step 4: Toggle The LED

- The IAR EWARM IDE should now be open.
- Expand the file tree and open the **main.c** file
- Add the following code inside the **while(1)** loop
  - Line 85 in “main.c”
  - Add within “USER CODE BEGIN WHILE” / “USER CODE END WHILE” section (this will preserve your code after regeneration)




```
HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
HAL_Delay(100);
HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_8);
HAL_Delay(100);
```

```
81    /* Infinite loop */
82    /* USER CODE BEGIN WHILE */
83    while (1)
84    {
85        HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_2);
86        HAL_Delay(100);
87        HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_8);
88        HAL_Delay(100);
89
90    /* USER CODE END WHILE */
91
```

Step 5: Build the Project

- Click “F7” or the “Make” button or use menu Project > Make.





- Click the “Download and Debug” Green Arrow button (CTRL + D)

- Click the “Go” button (F5)



- Enjoy the flashing LED’s!

STM32Cube™ Introduction

- STM32Cube™ includes:
  - A configuration tool, STM32CubeMX generating initialization code from user choices
  - Firmware offering, delivered per series (like STM32CubeF4) with:
    - An STM32 Abstraction Layer embedded software: STM32Cube HAL
    - A consistent set of Middleware: RTOS, USB, TCP/IP, Graphics, …



STM32CubeMX



Pinout Wizard

Peripherals & Middleware Wizard

Basic Parameters	
Baud Rate	115200 Bits/s
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1
Advanced Parameters	
Data Direction	Receive and Transmit
Over Sampling	16 Samples

Baud Rate
BaudRate must be between **110 Bits/s** and **10.5 MBits/s**.

Clock Tree wizard



Power Consumption Wizard



Power consumption calculator

- Power step definitions
- Battery selection
- Creation of consumption graph
- Display of
  - Average consumption
  - Average DMIPS
  - Battery lifetime


MicroXplorer Untitled*: STM32L100R(8-B)Tx
File Tools Windows Help
Pinout Configuration Power Consumption Calculator
Microcontroller Selection
Family: STM32L1
SubFamily: STM32L100
MCU: STM32L100R(8-B)Tx
Datasheet: 024295_Rev1
Part Number: STM32L100R8
Parameter Selection
Ambient Temperature ... 25
Vdd Power Supply (V): 3.6
Battery Selection
Battery: Li-SOCL2(D19000)
Capacity: 19000.0 mAh
Self Discharge: 0.08 %/month
Nominal Voltage: 3.6 V
Max Cont Current: 230.0 mA
Max Pulse Current: 500.0 mA
Information notes
Help
Sequence
Load Save Delete
Sequence Table
Step Mode Range Memory Clock C... Src Freq CPU/Bus... Peripher... Add. Cu... Step Cu... Duration DMIPS
1 LOWPOW... NoRange FLASH MSI_131... 131.0 kHz 131.0 kHz NULL 0 mA 48.0 µA 1 ms 0.16375
2 RUN Range2-... FLASH HSEBYP_... 16.0 MHz 16.0 MHz NULL 0 mA 3.9 mA 3 ms 16.8
3 LOWPOW... NoRange FLASH MSI_131... 131.0 kHz 131.0 kHz NULL 0 mA 48.0 µA 1 ms 0.16375
Step
Add Delete Duplic... Up Down
Sequence Chart
Consumption (mA)
1:LOWPOWER_RUN
2:RUN
3:LOWPOWER_RUN
Time (ms)
Sequence Average Current
Results
Total Sequence Time 5.0 ms
Average Consumption 2.359 mA
Battery Life Estimation 11 months , 2 days & 14 hours
Average DMIPS 10.15 DMIPS

life.augmented
FUTURE ELECTRONICS

STM32Cube Firmware Components



STM32L476 block diagram



life.augmented

FUTURE ELECTRONICS

Cortex-M processors binary compatible



life.augmented

Cortex

Low-Power Leadership from ARM

ARM Cortex M4 Core

ARM

Cortex
Low-Power Leadership from ARM

FPU

Single precision
Ease of use
Better code efficiency
Faster time to market
Eliminate scaling and saturation
Easier support for meta-language tools

What is Cortex-M4?

MCU

Ease of use of C programming
Interrupt handling
Ultra-low power

Cortex-M4

DSP

Harvard architecture
Single-cycle MAC
Barrel shifter

life.augmented

FUTURE ELECTRONICS

STM32L4 Bus matrix



Note: QuadSPI, FMC and SRAM1 I-bus & D-bus interfaces when remapped to *0x0000 0000* only

life.augmented

FUTURE ELECTRONICS

Memory Mapping



- **FLASH : up to 1 Mbytes, dual bank**
  - **FB_MODE = 0 in SYSCFG_MEMRMP:**
    - **Bank 1 @ 0x0800 0000**
    - **Bank 2 @ 0x0808 0000**
  - **FB_MODE = 1 in SYSCFG_MEMRMP**
    - **Bank 2 @ 0x0800 0000**
    - **Bank 1 @ 0x0808 0000**
- **SRAM: Up to 128 Kbytes SRAM split in 2 parts :**
  - **SRAM1 : 96 KBytes @2000 0000**
  - **SRAM2 : 32 KBytes @1000 0000 :**
    - Access through D-code and I-code
- **Physical remap at 0x0000 0000 selected by MEM_MODE in SYSCFG_MEMRMP:**
  - **Flash Bank 1 or Bank 2 (see FB_MODE)**
  - **System flash (bootloader)**
  - **FMC bank 1**
  - **SRAM1**
  - **QUADSPI**

Boot modes

Boot mode selection		Boot mode	Aliasing
BOOT1 (opposite of nBOOT1 option bit)	**BOOT0 (pin)**		
x	0	User Flash	Main Flash memory is selected as boot space
1	1	System memory	System memory is selected as boot space
0	1	SRAM1	Embedded SRAM1 is selected as boot space

- Flash Bank1 boot: Option Bit BFB2 = 0
- Flash Bank2 boot: Option Bit BFB2 = 1
- Bootloader supports: USART1/2/3, I2C1/2/3, SPI1/2/3, USB DFU

32KB SRAM2 features

- Access through D-code and I-code:
  - Code execution max performance without remap
- **HW parity check** : 4 bit per word
  - Enabled with **SRAM2_PE** in user options bytes
  - NMI / Timer Break on parity check error
- Optional **retention** in Standby mode
- **Write protection** with 1 Kbyte granularity
- **Read protection** with RDP :
  - Erased when RDP changed from Level 1 to Level 0
- **Software reset** and optional **Hardware reset** when system reset
  - Erased when setting **SRAM2ER** in SYSCFG_SCSR SRAM2 control and status register
  - Erased with system reset with **SRAM2_RST** in user option bytes

Flash organization

- Two 512KB User Flash banks:
  - Each bank is 256 pages of 2KB
- Information block:
  - System memory boot loader
  - 1 KB (128 double word) OTP for user data
  - Option bytes for user configuration

Flash area		Flash memory address	Size	Name
Main memory	Bank 1	0x0800 0000 – 0x0800 07FF	2K	Page 0
		…		…
		0x0807 F800 – 0x0807 FFFF	2K	Page 255
	Bank 2	0x0808 0000 – 0x0808 07FF	2K	Page 256
		…		…
		0x080F F800 – 0x080F FFFF	2K	Page 511
Information block	Bank 1	0x1FFF 0000 – 0x1FFF 6FFF	28K	System memory
	Bank 2	0x1FFF 8000 – 0x1FFF EFFF	28K	
	Bank 1	0x1FFF 7000 – 0x1FFF 73FF	1K	OTP area
	Bank 1	0x1FFF 7800 – 0x1FFF 780F	16	Option bytes
	Bank 2	0x1FFF F800 – 0x1FFF F80F	16	

Program / Erase

- **ECC** (Error Code Correction) : 8-bit for 64-bit word
  - Single error correction:
    - Failure address and bank saved in FLASH_ECCR register, optional interrupt
  - Double error detection : NMI!
- Programming granularity is 64-bit
- Page granularity for erase is 2 Kbytes

Parameter	Typ
64-bit programming time	82 µs
Page (2 KB) erase time	22 ms
One row (32 double-word) programming time	Normal : 2.6 ms Fast : 1.9 ms
One page (2 KB) programming time	Normal : 20.9 ms Fast : 15.3 ms
One bank (512 KB) programming time	Normal : 5.35 s Fast : 3.9 s
Mass erase time (1 or 2 banks)	22 ms

Performances

Mode	STM32L15x	STM32L4x
CPU	CortexM3	CortexM4 + FPU
Flash I/F	Prefetch	ART
Frequency	32MHz	80MHz
Performance	~35 DMIPS	~**100 DMIPS** (no loss)



ART overview

- Instruction cache = 32 lines of 4x64 bits (1KB)
- Data cache = 8 lines of 4x64 bits (256 B)
- Best tradeoff between cache size, Power and Dhrystone/CM performances



Flash protections

Flexible Protections configurable with option bytes :

- Readout protection (RDP)
  - Forbids access to Flash/SRAM2/Backup registers by:
    - Debug interface (JTAG/SWD)
    - Boot from SRAM1
    - Bootloader
- Proprietary Code Protection (PCROP) with 64-bit granularity
  - Used to protect specific code area from any read or write access
  - The code can only be executed.
- Write Protection (WRP) with 2-KByte granularity
  - Used to protect specific code area from unwanted write/erase

Readout Protections

- Readout protection Level 0 : No read protection
  - All operations are possible in all boot configurations.
- Readout protection Level 1
  - **User mode:** Code executing in user mode can access main Flash memory, option bytes, RTC backup registers and SRAM2 with all operations.
  - **Debug, boot RAM and boot loader modes:** The main Flash memory, backup registers and SRAM2 are totally inaccessible in these modes, a simple read access generates a bus error and a Hard Fault interrupt.
- Un-protection, Level 1 to Level 0:
  - Flash memory is mass-erased, RTC backup registers and SRAM2 are cleared
  - If Option bit ***PCROP_RDP*** is set, the PCROP-protected area is not erased
- Readout protection Level 2 (No debug)
  - All protections provided by **Level 1** are **active**.
  - **RAM boot, System memory boot and all debug features are disabled**
  - Option bytes can no longer be changed in user mode.
  - Un-protection is not possible. It is an irreversible operation

Proprietary Code (PCROP) / Write Protections

- When enabled, PCROP area is protected against all D-code bus accesses
  - The PCROP regions are **execute-only**
  - 1 area per bank, 64-bit granularity.
    - PCROP area can be increased but never decreased
    - Only way to deactivate PCROP is to change RDP from Level 1 to Level 0
- Option bit **PCROP_RDP**
  - When DISABLED: PCROP content is erased when RDP is changed from Level 1 to Level 0. PCROP_RDP is locked in this state.
  - When ENABLED: PCROP content is preserved when RDP is changed from Level 1 to Level 0.
- Flash Write Protection:
  - Write-protected area is protected against erasing and programming.
  - 2 areas per bank, 2-KByte granularity.

STM32 Firewall (FW)

- The FIREWALL is made to protect parts of code/data (volatile and non volatile) from access from the rest of the code executed outside of the protected area.



Code Segment (NVM Code)



Protection : Code fetch

Non-Volatile Data Segment (NVM Data)



Protection : Data

Volatile Data Segment (SRAM1 Data)



Protection: - Code fetch if SRAM1 is executable (not shared)
- Data



FPA : Pre-alarm bit to control the exit point of the protected code
VDS : SRAM1 protected segment is sharable with non protected code
VDE : SRAM1 is executable into the protected volatile data segment

Clock Tree



life.augmented

FUTURE ELECTRONICS

Clocks: MSI (Multi-Speed Internal)

- MSI = clock at startup from Reset, Standby or Shutdown modes.
- 12 Programmable frequency ranges:

  100 kHz, 200 kHz, 400 kHz, 800 kHz, 1 MHz, 2 MHz, **4 MHz (reset value)**, 8 MHz, 16 MHz, 24 MHz, 32 MHz, 48 MHz.
- After Standby: Frequency selected from 1, 2, 4 or 8 MHz with **MSISRANGE** in RCC_CSR register.
- Normal mode and **PLL-mode (=auto-calibration with LSE)**

  PLL-mode : **allows USB FS device functionality** (0.25% accuracy)
- Factory and user trimmed

Clocks: HSI(High-Speed Internal)

- **HSI** 16MHz, factory and user trimmed
  - Selectable as wakeup clock from STOP1 / STOP2
- Can be automatically woken up when exiting Stop modes
  - Can be used as I2C/USART/LPUART source upon wakeup

HSI vs. MSI (design spec)

	MSI		HSI
	Normal mode	PLL-mode	
Accuracy (max)	Over temperature: ±6%	Better than 0.25%	*TBD*
	Over voltage: From 100 to 800 kHz : ±1% From 1 to 8 MHz : ±2% From 16 to 48 MHz : ±4%		
Consumption (typ)	100 kHz : 0.5 µA		130 µA
	800 kHz : 2µA		
	1 MHz : 5µA		
	8 MHz : 20 µA		
	16 MHz : 60 µA		
	48 MHz : 160 µA		
Startup time (typ)	100 kHz : 10 µs 48 MHz : 2.5 µs	1.25 ms for 5% of final freq.	0.9 µs

Clocks: HSE(High-Speed External)

- **HSE** 4-48MHz
  - External source (Bypass mode) up to 40 MHz
  - External Crystal/Ceramic resonator (4-48MHz)

- Clock Security System (CSS)
  - Automatic detection of HSE failure with
    - NMI generation
    - Break input to TIM1/TIM8/TIM15/TIM16/TIM17
  - Backup clock can be HSI or MSI

Clocks: PLL

- **3 PLL's**
  - Each with 3 independent outputs
  - PLL input freq = 4-16 MHz
  - PLL input can be MSI/HSI or HSE

f(VCO clock) =

(f(PLL clock input)/**PLLM**) × **PLLN**

f(PLL_P) = f(VCO clock) / **PLLP**

f(PLL_Q) = f(VCO clock) / **PLLQ**

f(PLL_R) = f(VCO clock) / **PLLR**

PLLM from 1 to 8

PLLN from 8 to 86

PLLP = 7 or 17

PLLQ = 2, 4, 6, 8

PLLR = 2, 4, 6, 8



PLLP from 2 to 31 in derivatives

life.augmented

FUTURE ELECTRONICS

Clocks: LSE (Low-Speed External)

- **LSE**: programmable amplifier driving capability (4 modes)

Mode	Crystal (max)	Consumption (typ)
Ultra low power	50kOhm/6pF	200 nA
Medium low driving	80kOhm/6pF	260 nA
Medium high driving	50kOhm/12.5pF	410 nA
High driving	80kOhm/12.5pF	540 nA

- Available in all low-power modes + VBAT

Clocks: LSI (Low-Speed Internal)

- **LSI** 32kHz

Parameters	STM32L15x	STM32L4x
Accuracy over parts	26..56KHz	**~8%**
Accuracy over temperature	-10% / +4% (0..85°C)	**2% (-40 125°C)**
Consumption (typ)	400nA	**110nA**

- Available in all low-power modes except Shutdown and VBAT

Power schemes (1/3)



life.augmented

Peripheral Voltage Monitor

- By default independent powers are electrically isolated and the features powered by them are not available
  - The power isolation must be removed by SW

- Peripheral Voltage Monitor for VDDA, VDDUSB, VDDIO2:

PVM	Power supply	PVM threshold	EXTI line
PVM1	V_{DDUSB}	VPVM1 = 1.2 V	35
PVM2	V_{DDIO2}	VPVM2 = 0,9 V	36
PVM3	V_{DDA}	VPVM3 = 1.65 V	37
PVM4	V_{DDA}	VPVM4 = 2.2 V	38

Power supply Supervisor

BOR complies with all VDD rise/fall time = no constraint on power supply shape



life.augmented
FUTURE ELECTRONICS

V_{CORE} Voltage Regulator

- All high-speed digital IP is sourced by the V_{CORE} power rail
- Dynamic Voltage Scaling optimizes performance vs power
  - V_{CORE} Voltage Range 1 = 1.2V (Up to 80MHz)
  - V_{CORE} Voltage Range 2 = 1.0V (Up to 26MHz)
- V_{CORE} powered by main regulator (MR) or low-power regulator (LPR)
  - Main voltage regulator mode (MVR) for Run and Sleep modes.
  - Low-power regulator for LP run, LP sleep and STOP1/STOP2 modes.
  - Regulators OFF in Standby and Shutdown mode.
    - However LPR remains ON to preserve SRAM2 content in *Shutdown* mode, if required.

Dynamic voltage scaling in Run mode



life.augmented
FUTURE ELECTRONICS

Hands-On Lab #2 – printf() debugging



Adding to the existing CubeMX project, we will add USART2 debug via the ST-LINK Virtual-COM port

<u>Set up additional GPIO / Clocks:</u>
PD5 – USART2, “VirtualCOM-TX” – Alt. Fn. Push/Pull
PD6 – USART2, “VirtualCOM-RX” – Alt. Fn. Push/Pull
PA0 – GPIO_EXTI0: External Interrupt on Rising Edge Input
USART2 Clock = PCLK1 (80MHz)

<u>USART2 settings:</u>
Asynchronous Mode - 9600 N/8/1, No HW Flow control
Tx/Rx, 16-sample oversampling
No advanced features

<u>User Code HAL function calls required:</u>
See **lab2_printf_debug.c** in **Lab2_Printf** directory

Also Need Terminal emulator (Hyperterm, etc)
(Hyperterm.exe is included in Tools directory)

USART2 is routed to the ST-LINK’s USART, and brought via the USB Virtual-COM port class
(SB13/16 have been soldered)

GPIO Configuration additions

- Expand the USART2 dialog, and select **Asynchronous** mode:



- Use PD5 & PD6 for Tx / Rx pins:
  - These are the alternate mapping pins (PA2/3 are default)



Clock Configuration

- We will run the STM32L4 at 80MHz for this lab

- Click on the ***Clock Configuration*** tab
  - Set the **PLL Source Mux** to **MSI**
  - Set the **System Clock Mux** to **PLLCLK**
  - Use PLLM=**/1**, *N = **x40**, /R=**/2**
  - AHB Prescaler = **/1**
  - HCLK should equal 80MHz



USART2 Configuration

- Click on the Configuration tab, and select USART2:



- Parameter Settings tab:
  - 9600Bits/s
  - 8-bit word length
  - No parity bit
  - 1 Stop bit
  - Rx & Tx data
  - 16-clock oversampling
  - No advanced feature settings needed
  - No NVIC or DMA settings used



NVIC Configuration

- Click on the Configuration tab, and select NVIC:



- Enable EXTI line0
- Set Preemption Priority to 2
- Click ‘OK’



Regenerate Source Code for Lab1

- **Generate Code** (Ctrl + Shift + G)



  - **Open Project**



- Copy/Paste needed code bits for Hands-On Lab #2 into main.c:
  - C:\STM32L4Seminar\Labs**lab2_printf_debug.c**
  - Open a terminal emulator, using USART2 settings, Virtual COM port xx
  - Rebuild
  - Program/Debug
  - Run!

STM32L4 Power Mode

Run mode

Run Mode Range 1
Ex: execution from Flash

Cortex M4

Flash (1MB)

SRAM 1 (96KB)

SRAM 2 (32KB)

Main regulator (MR)

Range 1 (up to 80MHZ)

Range 2 (up to 26MHZ)

Low Power regulator (LPR) up to 2MHz

Range 1
127uA/MHz at 80 MHz (10.2mA)

Range 2
111uA/MHz at 26 MHz (2.9 mA)

Available Peripheral

- GPIO
- DMA
- FSMC
- QUADSPI
- BOR
- PVD, PVM
- LCD
- USB OTG
- USART
- LP UART
- I2C 1 / I2C 2
- I2C 3
- SPI
- CAN
- SDMMC
- SWPMI
- SAI
- DFSDM
- ADC
- DAC
- OPAMP
- COMP
- Temp Sensor
- Timers
- LPTIM 1
- LPTIM 2
- IWDG
- WWDG
- Systick Timer
- Touch Sens
- RNG
- AES
- CRC

Available Clock

- HSI
- HSE
- LSI
- LSE
- MSI

Active cell

Frozen cell

Cell in power-down

Available Periph and clock

STM32L4 Power Mode

Low-power run mode

Low-power run mode
Ex: execution from Flash



Available Peripheral

- GPIO
- DMA
- FSMC
- QUADSPI
- BOR
- PVD, PVM
- LCD
- USB OTG
- USART
- LP UART
- I2C 1 / I2C 2
- I2C 3
- SPI
- CAN
- SDMMC
- SWPMI
- SAI
- DFSDM
- ADC
- DAC
- OPAMP
- COMP
- Temp Sensor
- Timers
- LPTIM 1
- LPTIM 2
- IWDG
- WWDG
- Systick Timer
- Touch Sens
- RNG
- AES
- CRC

Available Clock

- HSI
- HSE
- LSI
- LSE
- MSI

Active cell | Frozen cell | Cell in power-down | Available Periph and clock

STM32L4 Power Mode

Sleep mode

Sleep Mode Range 1
Ex: Flash ON, SRAMs ON (default)



Available Peripheral

- GPIO
- DMA
- FSMC
- QUADSPI
- BOR
- PVD, PVM
- LCD
- USB OTG
- USART
- LP UART
- I2C 1 / I2C 2
- I2C 3
- SPI
- CAN
- SDMMC
- SWPMI
- SAI
- DFSDM
- ADC
- DAC
- OPAMP
- COMP
- Temp Sensor
- Timers
- LPTIM 1
- LPTIM 2
- IWDG
- WWDG
- Systick Timer
- Touch Sens
- RNG
- AES
- CRC

Available Clock

- HSI
- HSE
- LSI
- LSE
- MSI

Active cell | Frozen cell | Cell in power-down | Available Periph and clock

STM32L4 Power Mode

Low-power sleep mode

Low-power sleep mode
Ex: Flash OFF, SRAM1 OFF



STM32L4 Power Mode

Stop 1 Mode

Available Peripheral

I/Os kept, and configurable

- GPIO
- DMA
- FSMC
- QSPI
- BOR
- PVD, PVM
- LCD
- USB OTG
- USART
- LP UART
- I2C 1 / I2C 2
- I2C 3
- SPI
- CAN
- SDMMC
- SWPMI
- SAI
- DFSDM
- ADC
- DAC
- OPAMP
- COMP
- Temp Sensor
- Timers
- LPTIM 1
- LPTIM 2
- IWDG
- WWDG
- Systick Timer
- Touch Sens
- RNG
- AES
- CRC

Stop 1 w/ RTC on LSE quartz → **7,9 µA @3.0V**
7.6 µA @1.8V

- Cortex M4
- Flash (1MB)
- SRAM 1 (96KB)
- SRAM 2 (32KB)

- Main regulator (MR)
- Low Power regulator (LPR)
- Backup domain
  - Backup Register (32x32-bits)
  - RTC

Available Clock

- HSI
- HSE
- LSI
- LSE
- MSI

Wake-up event

- NRST
- BOR
- PVD
- PVM
- RTC + Tamper
- LCD
- USB OTG
- USART
- LP UART
- I2C 1 / I2C 2
- I2C 3
- SWPMI
- COMP
- LPTIM 1
- LPTIM 2
- IWDG
- GPIOs

6us wake-up from Flash
4us wake-up from RAM

STM32L4 Power Mode

Stop 1 Mode

Stop 1 w/o RTC ⇨ **7,5 µA @ 3.0V**
7.3 µA @ 1.8V

Zzz

Cortex M4

Flash (1MB)

SRAM 1 (96KB)

SRAM 2 (32KB)

Main regulator (MR)

Low Power regulator (LPR)

Backup domain

Backup Register (32x32-bits)

RTC

Available Peripheral

I/Os kept, and configurable

- GPIO
- DMA
- FSMC
- QSPI
- BOR
- PVD, PVM
- LCD
- USB OTG
- USART
- LP UART
- I2C 1 / I2C 2
- I2C 3
- SPI
- CAN
- SDMMC
- SWPMI
- SAI
- DFSDM
- ADC
- DAC
- OPAMP
- COMP
- Temp Sensor
- Timers
- LPTIM 1
- LPTIM 2
- IWDG
- WWDG
- Systick Timer
- Touch Sens
- RNG
- AES
- CRC

Available Clock

- HSI
- HSE
- LSI
- LSE
- MSI

Wake-up event

- NRST
- BOR
- PVD
- PVM
- RTC + Tamper
- LCD
- USB OTG
- USART
- LP UART
- I2C 1 / I2C 2
- I2C 3
- SWPMI
- COMP
- LPTIM 1
- LPTIM 2
- IWDG
- GPIOs

6us wake-up from Flash
4us wake-up from RAM

STM32L4 Power Mode

Stop 2 Mode

Available Peripheral

- GPIO
- DMA
- FSMC
- QSPI
- BOR
- PVD, PVM
- LCD
- USB OTG
- USART
- LP UART
- I2C 1 / I2C 2
- I2C 3
- SPI
- CAN
- SDMMC
- SWPMI
- SAI
- DFSDM
- ADC
- DAC
- OPAMP
- COMP
- Temp Sensor
- Timers
- LPTIM 1
- LPTIM 2
- IWDG
- WWDG
- Systick Timer
- Touch Sens
- RNG
- AES
- CRC

I/Os kept, and configurable

Stop 2 w/ RTC on LSE quartz → **1.66 µA @3.0V**
1.43 µA @1.8V

Zzz

- Cortex M4
- Flash (1MB)
- SRAM 1 (96KB)
- SRAM 2 (32KB)

Main regulator (MR)

Low Power regulator (LPR)

- Backup domain
  - Backup Register (32x32-bits)
  - RTC

Available Clock

- HSI
- HSE
- LSI
- LSE
- MSI

Wake-up event

- NRST
- BOR
- PVD
- PVM
- RTC + Tamper
- LCD
- LP UART
- I2C 3
- COMP
- LPTIM 1
- IWDG
- GPIOs

7us wake-up from Flash
5us wake-up from RAM

STM32L4 Power Mode

Stop 2 Mode

Available Peripheral

- GPIO
- DMA
- FSMC
- QSPI
- BOR
- PVD, PVM
- LCD
- USB OTG
- USART
- LP UART
- I2C 1 / I2C 2
- I2C 3
- SPI
- CAN
- SDMMC
- SWPMI
- SAI
- DFSDM
- ADC
- DAC
- OPAMP
- COMP
- Temp Sensor
- Timers
- LPTIM 1
- LPTIM 2
- IWDG
- WWDG
- Systick Timer
- Touch Sens
- RNG
- AES
- CRC

I/Os kept, and configurable

Stop 2 w/o RTC ⇨ **1.25 µA @3.0V**
1.19 µA @1.8V

- Cortex M4
- Flash (1MB)
- SRAM 1 (96KB)
- SRAM 2 (32KB)

- Main regulator (MR)
- Low Power regulator (LPR)
- Backup domain
  - Backup Register (32x32-bits)
  - RTC

Available Clock

- HSI
- HSE
- LSI
- LSE
- MSI

Wake-up event

- NRST
- BOR
- PVD
- PVM
- RTC + Tamper
- LCD
- LP UART
- I2C 3
- COMP
- LPTIM 1
- IWDG
- GPIOs

7us wake-up from Flash
5us wake-up from RAM

STM32L4 Power Mode

Standby Mode

Available Peripheral

- GPIO
- DMA
- FSMC
- QSPI
- **BOR**
- PVD, PVM
- LCD
- USB OTG
- USART
- LP UART
- I2C 1 / I2C 2
- I2C 3
- SPI
- CAN
- SDMMC
- SWPMI
- SAI
- DFSDM
- ADC
- DAC
- OPAMP
- COMP
- Temp Sensor
- Timers
- LPTIM 1
- LPTIM 2
- **IWDG**
- WWDG
- Systick Timer
- Touch Sens
- RNG
- AES
- CRC

I/Os can be configured
w/ or w/o pull-up
w/ or w/o pull-down

Standby w/ SRAM2 w/o RTC

405 nA @ 3.0V
363 nA @1.8V

Zzz

Cortex M4

Main regulator (MR)

Flash (1MB)

SRAM 1 (96KB)

SRAM 2 (32KB)

Low Power regulator (LPR)

Backup domain

Backup Register (32x32-bits)

RTC

Available Clock

- HSI
- HSE
- **LSI**
- **LSE**
- MSI

Wake-up event

- **NRST**
- **BOR**
- **RTC + Tamper**
- **IWDG**
- **5 WKUP pins**

14 us wake-up

STM32L4 Power Mode

Standby Mode

Available Peripheral

- GPIO
- DMA
- FSMC
- QSPI
- **BOR**
- PVD, PVM
- LCD
- USB OTG
- USART
- LP UART
- I2C 1 / I2C 2
- I2C 3
- SPI
- CAN
- SDMMC
- SWPMI
- SAI
- DFSDM
- ADC
- DAC
- OPAMP
- COMP
- Temp Sensor
- Timers
- LPTIM 1
- LPTIM 2
- **IWDG**
- WWDG
- Systick Timer
- Touch Sens
- RNG
- AES
- CRC

I/Os can be configured
w/ or w/o pull-up
w/ or w/o pull-down

Standby w/ RTC on LSE quartz

674 nA @ 3.0V
433 nA@ 1.8V

Zzz

Cortex M4

Main regulator (MR)

Flash (1MB)

SRAM 1 (96KB)

SRAM 2 (32KB)

Low Power regulator (LPR)

Backup domain

Backup Register (32x32-bits)

RTC

Available Clock

- HSI
- HSE
- **LSI**
- **LSE**
- MSI

Wake-up event

- **NRST**
- **BOR**
- **RTC + Tamper**
- **IWDG**
- **5 WKUP pins**

14 us wake-up

STM32L4 Power Mode

Standby Mode

Available Peripheral

- GPIO
- DMA
- FSMC
- QSPI
- **BOR**
- PVD, PVM
- LCD
- USB OTG
- USART
- LP UART
- I2C 1 / I2C 2
- I2C 3
- SPI
- CAN
- SDMMC
- SWPMI
- SAI
- DFSDM
- ADC
- DAC
- OPAMP
- COMP
- Temp Sensor
- Timers
- LPTIM 1
- LPTIM 2
- **IWDG**
- WWDG
- Systick Timer
- Touch Sens
- RNG
- AES
- CRC

I/Os can be configured
w/ or w/o pull-up
w/ or w/o pull-down

Standby ⇨ **169 nA @ 3.0V**
128 nA @ 1.8V

Zzz

- Cortex M4
- Main regulator (MR)
- Flash (1MB)
- SRAM 1 (96KB)
- SRAM 2 (32KB)
- Low Power regulator (LPR)
- **Backup domain**
  - Backup Register (32x32-bits)
  - RTC

Available Clock

- HSI
- HSE
- **LSI**
- **LSE**
- MSI

Wake-up event

- **NRST**
- **BOR**
- **RTC + Tamper**
- **IWDG**
- **5 WKUP pins**

14 us wake-up

STM32L4 Power Mode

Shutdown Mode

Available Peripheral

- GPIO
- DMA
- FSMC
- QSPI
- BOR
- PVD, PVM
- LCD
- USB OTG
- USART
- LP UART
- I2C 1 / I2C 2
- I2C 3
- SPI
- CAN
- SDMMC
- SWPMI
- SAI
- DFSDM
- ADC
- DAC
- OPAMP
- COMP
- Temp Sensor
- Timers
- LPTIM 1
- LPTIM 2
- IWDG
- WWDG
- Systick Timer
- Touch Sens
- RNG
- AES
- CRC

I/Os can be configured
w/ or w/o pull-up
w/ or w/o pull-down
But floating when exit from Shutdown

Shutdown w/ RTC on LSE quartz → **476 nA @ 3.0V**
265 nA @ 1.8V

- Cortex M4
- Main regulator (MR)
- Flash (1MB)
- SRAM 1 (96KB)
- SRAM 2 (32KB)
- Low Power regulator (LPR)
- **Backup domain**
  - Backup Register (32x32-bits)
  - RTC

Available Clock

- HSI
- HSE
- LSI
- **LSE**
- MSI

Wake-up event

- NRST
- RTC + Tamper
- 5 WKUP pins

250 us wake-up

STM32L4 Power Mode

Shutdown Mode

Available Peripheral

- GPIO
- DMA
- FSMC
- QSPI
- BOR
- PVD, PVM
- LCD
- USB OTG
- USART
- LP UART
- I2C 1 / I2C 2
- I2C 3
- SPI
- CAN
- SDMMC
- SWPMI
- SAI
- DFSDM
- ADC
- DAC
- OPAMP
- COMP
- Temp Sensor
- Timers
- LPTIM 1
- LPTIM 2
- IWDG
- WWDG
- Systick Timer
- Touch Sens
- RNG
- AES
- CRC

I/Os can be configured
w/ or w/o pull-up
w/ or w/o pull-down
But floating when exit from Shutdown

Shutdown ⇨ **77 nA @ 3.0V**
43 nA @ 1.8V

Zzz

- Cortex M4
- Flash (1MB)
- SRAM 1 (96KB)
- SRAM 2 (32KB)
- Main regulator (MR)
- Low Power regulator (LPR)
- **Backup domain**
  - Backup Register (32x32-bits)
  - RTC

Available Clock

- HSI
- HSE
- LSI
- **LSE**
- MSI

Wake-up event

- **NRST**
- **RTC + Tamper**
- **5 WKUP pins**

256 us wake-up

Low-power modes summary

Mode	Regulator	CPU	Flash	SRAM	Clocks	Peripherals In Bold : wakeup source	Consumption @ 1.8V	Wakeup time
Run	R1	Yes	ON(1)	ON	Any	All	127 µA/MHz	N/A
	R2					All except OTG, SDMMC, RNG	111 µA/MHz	
LPRun	LPR	Yes	ON(1)	ON	Any *except PLL*	All except OTG, SDMMC, RNG	136 µA/MHz	TBD
Sleep	R1	No	ON(1)	ON(2)	Any	All **Any IT or event**	37 µA/MHz	6 cycles
	R2						35 µA/MHz	
LPSleep	LPR	No	ON(1)	ON(2)	Any *except PLL*	All except OTG, SDMMC, RNG **Any IT or event**	40 µA/MHz	6 cycles
Stop 1	LPR	No	OFF	ON	LSE/LSI	**Reset pin, all I/Os** **BOR,PVD,PVM,RTC,LCD,IWDG,** **COMPx**,DACx,OPAMPx,**USARTx,** **LPUART,I2Cx,LPTIMx,OTG_FS,** **SWPMI**	7.3µA w/o RTC 7.6 µA w/RTC	4 µA RAM 6 µA Flash
Stop 2	LPR	No	OFF	ON	LSE/LSI	**Reset pin, all I/Os** **BOR,PVD,PVM,RTC,LCD,IWDG,** **COMPx,LPUART,I2C3,LPTIM1**	1.2 µA w/o RTC 1.4 µA w/RTC	5 µA RAM 7 µA Flash
Standby	LPR	DOWN	OFF	SRAM2 ON	LSE/LSI	**Reset pin, 5 WKUPx pins** **BOR, RTC, IWDG**	+ 235 nA	14 µs
	OFF			DOWN			128 nA w/o RTC 433 nA w/RTC	
Shutdown	OFF	DOWN	OFF	DOWN	LSE	**Reset pin, 5 WKUPx pins** **RTC**	43 nA w/o RTC 265 nA w/RTC	256 µs

1. Can be put in power-down and clock can be gated off
2. SRAM1 and SRAM2 can be gated off independently

life.augmented

FUTURE ELECTRONICS

Low-power modes transitions



life.augmented
FUTURE ELECTRONICS

VBAT backup domain

- VBAT charging : allows to charge a super-cap on VBAT through internal resistor when VDD is present
  - Battery charging is enabled by setting **VBE** bit in the PWR_CR4 register.
  - **VBRS** bit value in the PWR_CR4 register selects the resistor value



Smart peripherals
Metering

Digital **F**ilter for **S**igma **D**elta **M**odulators
8 x parallel inputs
with up to 24-bit data output resolution

LCD Display
88×40 or 4×44
with step-up converter

V_{BAT} with RTC
for battery backup
240 nA in V_{BAT} mode
for RTC and
32x 32-bit backup registers

STM32L4

Electricity/Gas /Water Smart Meter

Anti Tamper pin
3 x tamper pins
for battery domain

TRNG & AES
for Security
128-/256-bit AES
key encryption hardware accelerator

SPI / UART/ SDIO for Wireless
3x SPIs (4x SPIs with the Quad SPI)
6x USARTs (ISO 7816, LIN, IrDA, modem)
1 x SDIO

FSMC
External memory interface
for static memories supporting SRAM, PSRAM, NOR and NAND

I/Os Up to 114 fast I/Os for buttons & relays

Smart Peripherals
Industrial Sensors

Motor Control :
2x 16-bit advanced
motor-control timers
3x 12-bit ADCs: 5 MSPS,
with up to 16-bit with hardware
oversampling, 200 µA/MSPS

LCD Display
8×40 or 4×44
with step-up converter

CAN Bus
(2.0B Active)

STM32L4

High temperature
from -40°C
up to + **125°C**

TRNG & AES
for Security
128/256-bit AES
key encryption hardware accelerator

SPI / UART
3x SPIs (4x SPIs with the
Quad SPI)
6x USARTs (ISO 7816, LIN,
IrDA, modem)

FSMC
External memory interface
for static memories supporting
SRAM, PSRAM, NOR and NAND

I/Os
Up to 114 GPIOs

I²C
3x I²C FM+(1 Mbit/s), SMBus/PMBus

Smart peripherals

Fitness tracker application

Digital **F**ilter for **S**igma **D**elta **M**odulators
with PDM microphone input support

TFT Display

FSMC
Parallel interface to TFT
SPI
Up to 40 MHz speed

STM32L4

Sensors

I²C
3x I²C FM+

Batch **A**cquisition **M**ode (BAM)

SPI / UART
3x SPIs
Quad SPI
6x USARTs

USB
USB OTG 2.0
full-speed,
LPM and BCD

OPAMP
2x with built-in PGA

DAC
Low-power sample and hold

ADC
3× 12-bit ADC 5 MSPS,

SAI
2x serial audio interfaces

SWP
Single wire protocol
master interface (SWPMI)

life.augmented

DFSDM Introduction

- External ΣΔ modulators on market:
  - This is external standalone device: ADC converter on sigma delta principle
  - Analog input (usually differential) and digital output
    - Precision: ~16-bit resolution
  - Provides digital output as fast 1-bit data stream => serial interface
    - Up to 20MHz speed of serial data
  - Wide range of suppliers (ST, TI, Analog Devices)

- STM32 interface: DFSDM = **D**igital **F**ilter for **S**igma **D**elta **M**odulators

  Implements complete post-processing from external ΣΔ modulators outputs:
  - Receiving of data streams from ΣΔ modulators (in various serial data formats)
  - Digital filtering of data stream (final 24-bit result)
  - Security/emergency functions

Block diagram



Decode, Filter, Average, Process

- Up to 8 Serial transceivers:
  - Receive and decode raw serial bitstreams, providing data/clock to filter stage
  - 1-wire Manchester coded mode or SPI clock/data
- $Sinc^x$ filter performs input stream digital filtering:
  - $Sinc^1$, $Sinc^2$, $Sinc^3$, $Sinc^4$, $Sinc^5$, FastSinc, No filter
  - Programmable $Sinc^x$ oversampling ratio (1 to 1024 filter samples)
  - Output filter resolution is 31-bit max
- Integrator stage performs data averaging from digital filter, 1-256 samples
- Post processing:
  - Offset compensation
  - Programmable right bit shifting for data formatting
- Additional functions
  - Min/Max extremes detection
  - Analog watchdog (to watch for final data boundaries overflow)
  - Break signal generation

MEMS microphone support (PDM)

- Function
  - MEMS microphone provides pulse density modulated (PDM) data signal – like the ΣΔ modulator.
  - PDM microphone has stereo support (if two connected in parallel):
    - Rising clock = Left audio data, Falling clock = Right audio data
- Implementation into DFSDM transceivers
  - Channels data (left vs. right) are separated inside:
    - Each DFSDM channel transceiver inputs can be redirected to next channel inputs
    - Configuration of those 2 channels differs only in active sampling edge
  - Clock signal provided by DFSDM_CKOUT – PDM microphones are slaves

MEMS microphone application - schematic



Digital **F**ilter for **S**igma **D**elta **M**odulators

Smart peripherals - DFSDM

Metering

STPMS2

Smart sensor II dual-channel 1-bit, 4 MHz, second-order sigma-delta modulator with embedded PGLNA

Features

- V_{CC} supply range 3.2 V - 5.5 V
- Two second-order sigma-delta (ΣΔ) modulators
- Programmable chopper-stabilized low noise and low offset amplifier
- Supports 50-60 Hz, EN 50470-1, EN 50470-3, IEC 62053-21, IEC 62053-22 and IEC 62053-23 standards specs for class 1, class 0.5 and class 0.2 AC watt meters
- STPM02H: less than 0.5% error over 1:10000 range
- STPM02L: less than 0.5% error over 1:5000 range
- Precision voltage reference: 1.23 V with programmable TC (STPMS2L only)
- Internal low drop regulator @ 3 V (typ.)

Applications

- Power metering
- Motor control
- Industrial process control
- Weight scales
- Pressure transducers

QFN16 (4 x 4)

or multi-phase energy meters along with the STPMC1 device, a digital signal processor designed for energy measurement. This device can be used in medium and high resolution measurement applications where single or double inputs must be monitored at the same time. The STPMS2 are mixed signal ICs consisting of an analog and digital section. The analog section consists of a programmable gain, low noise choppered amplifier, two second-order ΔΣ modulator blocks, a band-gap voltage reference, a low-drop voltage regulator and DC buffers, while the digital section consists of a clock generator and output multiplexer.

STM32L4

Electricity Meter

life.augmented

Smart peripherals - DFSDM

Metering



STM32L4

Electricity Meter

Smart peripherals – Serial Audio Interface

Fitness tracker application

Serial Audio Interface supports a wide set of audio protocols thanks to its flexible architecture:

- **I2S Philips standards,** (Inter-IC Sound)
- **I2S LSB or MSB-justified,** (I2S variant)
- **SPDIF Output,** (Sony/Philips Digital InterFace)
- **PCM,** (Pulse Code Modulation)
- **TDM,** (Time Division Multiplexing)
- **AC'97,** (Audio Codec '97 from Intel)



SAI
2x serial audio interfaces

SAI Features

- SAI embeds two independent audio sub-blocks which can be:
  - Transmitter and/or receiver
  - Master or slave
  - Synchronous or asynchronous mode between the audio sub-blocks
  - Clock generator for each audio sub-block to target independent audio frequencies
- 8-word integrated FIFOs for each audio sub-block, up to 16 slots available
- Mute mode, Stereo/Mono and companding mode supporting µ-Law and A-Law.
- Flexible serial interface:
  - Configurable LSB/MSB, data/slot sizes, sampling edges, # of bits, frame shape, etc..
- 2 DMA interfaces, 2 interrupts and a FIFO for each audio sub-block

SAI In The System



life.augmented

FUTURE ELECTRONICS

Smart peripherals

SAI: Discovery Board Implementation:

STM32L4

SAI in I2S Philips mode



Smart peripherals – I²C
Fitness tracker application



- All known I²C limitations are corrected!
  - Flag management improvements (L0/F3-like) for easy use
  - Programmable filter on input pins (analog & digital filters)
- Wake-up on address matches – STOP1 (I²C1/2/3), STOP2 (I²C3)
- Fast mode Plus (up to 1Mbits/s) + 20mA
- Dual clock domain allows high baudrates and low CPU clocks to save power

Smart peripherals – USART/LPUART

Fitness tracker application



- Dual clock domain:
  - UART functionality and wake up from Stop mode (Stop 1 and Stop 2)
  - Baudrate programming independent of PCLK
  - Four clock sources: **LSE** (32.768KHz), **HSI**, **PCLK**, **System Clock**
  - Supports up to **9600** baud via **32.768KHz** LSE!
  - To wakeup from STOP mode, clock source must be LSE or HSI
- 3 Wakeup events: Address match, START bit detection or RXNE (receive buffer not empty)
- **KEY message: LPUART adds STOP2 wakeup, but is a subset of USART, however it is much lower power**

STM32L4 USART Implementation

- 3x USART's, 2x UART's and LPUART:

USART features	USART1/2/3	UART4/5	LPUART
Hardware Flow Control	YES	YES	YES
Continous communication using DMA	YES	YES	YES
Multiprocessor communication	YES	YES	YES
Synchronous mode	YES	NO	NO
Smartcard mode	YES	NO	NO
Single wire half duplex mode	YES	YES	YES
IrDA	YES	YES	NO
LIN	YES	YES	NO
Dual clock / wake up from STOP1	YES	YES	YES
Dual clock / wake up from STOP2	NO	NO	YES!!
Receiver timeout	YES	YES	NO
Modbus Communication	YES	YES	NO
Autobaudrate detection	YES	YES	NO
RS-485 Driver enable	YES	YES	YES

Smart peripherals - SPI



- Programmable frame from 4 to 16bit (bit granularity)
- 32-bit FIFO to optimize bus bandwidth (performance & power consumption)
- BUSY status bit IP fix
- Up to 40 Mbits/s in master mode
- I^2S functionality no longer supported in SPI. Now in SAI peripheral

Hands-On Lab #3 – SPI communications to 3-axis Gyro



Adding to the existing CubeMX project, we will add SPI communications to the L3GD20 MEMS gyroscope:

Set up additional GPIO / Clocks:
PD1 – SPI2 SCK – Alt. Fn. Push/Pull
PD3 – SPI2 MISO – Alt. Fn. Push/Pull
PD4 – SPI2 MOSI – Alt. Fn. Push/Pull
PD7 – nCS – Output Push/Pull

SPI2 settings:
Full-Duplex Master
Motorola, 8-bit MSB-first
Prescaler /16
CPOL = Low, CPHA = 1-Edge
No CRC
Software NSS

User Code HAL function calls required to be added to main.c:
C:\STM32L4Seminar\Labs**lab3_spi_gyro.c**

Gyro (under LCD) data is routed to SPI2

Smart peripherals - QuadSPI



- Communication interface for single/dual/quad SPI flash memories

QuadSPI Overview

- Three operating modes
  - **Indirect** : all the operations are performed through registers (classical SPI)
  - **Status polling** : periodical read of the flash status registers (interrrupt generation)
  - **Memory mapped** : External flash seen as internal for read operations – 256MB limit

  - SDR and DDR support
  - Integrated FIFO for reception and transmission
  - 8, 16, and 32-bit data accesses
  - DMA channel for indirect mode operations
  - Interrupt generation on FIFO threshold, timeout, operation complete, and access error



Frame format

- Each of the 5 phases is fully configurable
  - Enabled or not
  - Length
  - Number of lanes

- Exemple of Read configuration
  - Instruction on 1 lane
  - Address, Alternate & Data on 4 lanes
  - 2 dummy cycles



life.augmented
FUTURE ELECTRONICS

Smart peripherals
Sensor Hub scenario

Batch Acquisition Mode (BAM)

Optimized mode for transferring data while the system is in low power mode

- Only the needed communication peripheral + 1 DMA + 1 SRAM (SRAM1 or SRAM2) are configured with clock enable in Sleep mode
- Flash is in power-down mode
- Enter either Sleep or Low-power sleep mode
  - I2C clock can be at 16 MHz, allowing FM+ support

Smart peripherals – USB OTG FS 2.0

- USB 2.0 / OTG 2.0 compliant
- VDDUSB: Dedicated 3.3V supply input
- 6 bidirectional endpoints
- MSI in PLL mode (auto-trimmed with LSE) to reach 48MHz & < 0.25% accuracy
  - HSE not needed
- Link power management (LPM) support
  - New power-save state, L1 (Sleep), with fast entry/exit compared to traditional L2 state (Suspend): 50uS vs 10mS
- Battery charging detection (BCD) support
  - Detect and identify the port type (standard or charging)
- Attach Detection Protocol (ADP) support
  - Allows an OTG device, embedded host or USB device to determine attachment status in the absence of bus power
- Suspend/resume support
  - Wakeup from STOP



Analog Peripherals

- OPAMP's:
  - Rail-to-rail inputs, 1mV offset after calibration
  - Outputs: 500µA (sink/source), 100µA (low-power mode)
  - 1MHz GBW (normal mode), 500kHz (low-power mode)
  - 0.7V/µs slew rate (normal), 0.3V/µs (low-power Mode)
- Comparators:
  - 2 Comparators
  - Window mode
  - Available in low-power modes
- DAC's:
  - 8/12-bit mode
  - Lots of conversion triggers
  - Programmable output buffer to drive more current
  - Supply: VDDA = 1.8 V to 3.6 V
  - **NEW!** Sample and hold low-power mode
- ADC's:
  - ADC1/ADC2 are tightly coupled, ADC3 is standalone
  - Consumption linear vs. conversion rate : 200 µA / MSPS
  - Dual-clock architecture
  - Up to 5.3Ms/s with 12-bit resolution in single mode
  - Single-ended or differential inputs
  - Internal channels: Temp sensor, VREF, VBAT/3, DAC
  - **NEW!** Hardware Oversampling

OPAMP
2x with built-in PGA

COMP
2x Low-power

DAC
2x Low-power sample and hold

ADC
3× 12-bit ADC 5 MSPS

DAC1 / DAC2 block diagram



life.augmented

FUTURE ELECTRONICS

NEW! Sample & Hold feature

- Maintains DAC output voltage when the MCU is in a low power mode, such as STOP1 mode
- In ***Sample & Hold*** mode the DAC is able to hold its' output voltage while all related analog and digital blocks are shut off
- Up to 15x power savings in some configurations!



How it works?

- Sampling phase: During this phase, the “sample & hold” element is charged into the desired voltage.
- Holding phase: During which the DAC’s output is tri-stated (High-Z) to maintain the “Sample & Hold” element’s stored electrical charge.
- Refresh phase: Due to leakage coming from several sources, a refresh phase is essential to keep the output voltage at the desired value (+/- LSB)



Voice recognition Demonstration

- STM32L4 with voice recognition algorithm controls an Android remote device thanks to Bluetooth Low Energy communication



Microphone Shield With Digitals MEMS (MP34DT01)

+



Nucleo STM32L4

+



ST BlueNRG BLE RF Arduino Shield

+

CR2032

Voice recognition function blocks

Always on acquisition
(PDM to PCM & signal conditioning)

Low power sound detector

Voice trigger detection

Always on BLE connection

Low power audio DSP replacement

Voice recognition example



Sub-microwatt acquisition thanks to PDM to PCM HW processing with DFSDM and low power Batch Acquisition Mode (BAM)

Hardware/Software blocks



BAM explained

Voice recognition use case



Voice acquisition with DFSDM



Acquisition : CPU OFF, ART OFF, Flash OFF, SRAM ON

Trigger detection
Voice computation



Computation : CPU ON, ART ON, Flash ON, SRAM ON

ADC Block Diagram



life.augmented

ADC Clocks


Reset & Clock controller
HCLK
ADC123_CK
ADC1, ADC2 & ADC3
AHB interface
/1 , /2 or /4
/1 … /256
CKMODE[0:1]
Analog ADC1 (master)
Analog ADC2 (slave)
Analog ADC3 (single)

ADC Sampling Time ($T_{Sampling}$)

- Three bits programmable sampling time channel by channel programmable:
  - 2.5 cycles
  - 6.5 cycles
  - 12.5 cycles
  - 24.5 cycles
  - 47.5 cycles
  - 92.5 cycles
  - 247.5 cycles
  - 640.5 cycles



Note: The sampling time value depends on the type of channel (fast or slow), the resolution and output impedance of the external signal source to be converted

life.augmented
FUTURE ELECTRONICS

Total Conversion Time

- Total conversion Time = TSampling + TConversion

Resolution	$T_{Conversion}$
12 bits	12.5 Cycles
10 bits	10.5 Cycles
8 bits	8.5 Cycles
6 bits	6.5 Cycles

Resolution	Total conversion Time (When FADC = 80MHz)	
12 bits	12.5 + 2.5 = 15cycles	18.75 us → 5.33 Msps
10 bits	10,5 + 2.5 = 13 cycles	16.25 us → 6.15 Msps
8 bits	8.5 + 2.5 = 11 cycles	13.75 us → 7.27 Msps
6 bits	6.5 + 2.5 = 9 cycles	11.25 us → 8.89 Msps

life.augmented

FUTURE ELECTRONICS

Oversampler

- Oversampler performs data pre-processing to offload the CPU. Handles up to 256 conversions and averages them
  - For : Averaging, Data rate reduction, SNR improvement, Basic filtering



- Programmable oversampling ratio
  - x2, x4, x8, x16, x32, x64, x128, x256

- Programmable data shifting / truncating
  - Right shift 0 to 8 bits

Example: Oversampling ratio x2



life.augmented
FUTURE ELECTRONICS

ADC Analog Watchdogs

- ADC Analog Watchdog 1
  - 12-bit programmable analog watchdog low and high thresholds
  - Enabled on one or all converted channels
  - Interrupt generation on low or high thresholds detection
- ADC Analog Watchdog 2&3

  - Enabled on some selected channels by programming bits in AWDCHx[18:0],
  - Resolution Limited to 8 bits and only the 8 MSBs of the thresholds can be programmed



life.augmented
FUTURE ELECTRONICS

COMPARATORS



- 2 ultra-low power comparators: **COMP1** / **COMP2**
- Wake-up from low-power modes thru **EXTI** (Sleep / STOP1 / STOP2)
- Multiplexed inputs (GPIO, DAC's, VREFINT)
- Programmable **hysteresis and speed-vs-consumption**
- Redirection of output to IO or timer inputs (e.g. TIM Break event)
- Outputs with **blanking** source
- Comparators can be combined in the **window** comparator

COMP low power features

Power consumption -vs- propagation delay can be adjusted:

PWRMODE	Max propagation delay	Consumption (Typ)
00	80 ns	70 µA
01 or 10	1 µs	5 µA
11	12 µs	350 nA

LP mode	Feature / limitation
Run, LPRun	no limitation, state polling or interrupt thru EXTI
Sleep, LPSleep	wakeup capability thru EXTI
Stop 1, Stop 2	wakeup capability thru EXTI
Standby	not available
Shutdown	not available

Smart peripherals





- NOR Flash/PSRAM and NAND controllers
- Differences from FSMC:
  - Continuous FMC clock generation for synchronous and asynchronous modes.
  - Performance enhancement
  - Removal of PCCard controller on new products.

FMC Bank memory mapping

- For the FMC, the external memory is divided into 4 fixed size banks of 4x64 MB each:
  - Bank 1 can be used to address NOR Flash, OneNAND or PSRAM memory devices.
  - Banks 3 is used to address NAND Flash devices.
  - Bank 2 & 3 reserved



life.augmented
FUTURE ELECTRONICS

LPTIM Features Summary

- Asynchronous running capability

- Ultra low power-consumption



- Timeout function for wakeup from Stop 1 mode (LPTIM1 & LPTIM2) and Stop 2 mode (LPTIM1 only)

LPTIM Features

- Up to 5 clock sources to achieve lowest power consumption
  - APB clock, LSE, LSI, HSI, External clock
- Internal / External hardware triggers, with digital glitch filter:
  - Rising / Falling or Both edges
  - GPIO, RTC events, COMP1/2
- Up to 2 operation modes
  - **Continuous mode**: free running mode; many counter overruns are possible
  - **One Shot mode**: Counter stops counting when the overrun value is reached
- Encoder mode **(TIM1 only)**
- 6 interrupt sources



life.augmented
FUTURE ELECTRONICS

LPTIM Features (3/4)

- Up to 3 configurable waveforms with configurable polarity
  - PWM waveform
  - One Pulse waveform
  - Set Once waveform



life.augmented
FUTURE ELECTRONICS

Hands-On Lab #4: ADC-TIM-DMA functionality

Internal L4 ADC / TIM / DMA peripherals

Set up additional GPIO / Clocks:
PA7 – ADC1_IN12 – Analog Input
ADC Clock = SYSCLK/4 (20MHz)
PD15 – TIM4CH4 Alt Fn output

ADC1 settings:
Clock Prescaler = Synch /4
12-bit, Right aligned, No Scan, Continuous mode
x16 oversampling, 4-bit shift, continued mode
Trigger on TIM4CC4, Rising edge
Enable DMA, 1 conversion
Channel 12: Rank1, 6.5 cycle sampling, no offset

DMA settings:
DMA1CH1, Circular mode, Increment memory address, Word data width
DMA1CH1 interrupt enabled, preempt priority = 3

TIM4 settings:

Counting UP, Prescaler=79, Counter Period = 1000
PWM Mode 1, Pulse = 200, Fast Mode enabled, Polarity High

User Code HAL function calls required:
C:\STM32L4Seminar\Labs**lab4_adc_tim_dma.c**

Extra Credit! Lab #5 – I2C communications to "MFX"



Adding to the existing CubeMX project, we will add I2C communications to the onboard STM32L151 "MFX" device:

Set up additional GPIO / Clocks:
PB10 – I2C2 SCL – Alt. Fn. Open-Drain, Pullup enabled
PB11 – I2C2 SDA – Alt. Fn. Open-Drain , Pullup enabled
I2C2 Clock = PCLK1 (80MHz)

I2C2 settings:
100KHz Standard Mode
Analog Filter enabled
7-bit address
Rise Time = 0nS / Fall Time = 0nS
I2C2 Event Interrupt enabled, Preempt priority = 2 / Sub = 0
I2C2 Error Interrupt enabled , Preempt priority = 2 / Sub = 0

Systick Interrupt Preempt Priority = 1 / Sub = 0

User Code HAL function calls required:
C:\STM32L4Seminar\Labs\ **lab5_i2c_mfx.c**

STM32L151 "Multi-Function Expander" I2C slave

SUMMARY 4 Keys of STM32 L4 series

1. ULP leader and performance booster
2. Innovation
3. Integration and safety
4. Great Investment

Thank you

/STM32 @ST_World st.com/e2e

www.st.com/stm32l4

life.augmented

FUTURE ELECTRONICS